slederer/Tridora-CPU
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages 3 Wiki Activity Actions

import Vivado project, rearrange Verilog sources

Browse source
This commit is contained in:
slederer 2024-09-27 22:13:23 +02:00
parent 18b95b6bb6
commit a441e7e042
29 changed files with 789 additions and 742 deletions
Download patch file Download diff file Expand all files Collapse all files

88
tridoracpu/testbench_behav1.wcfg Normal file
View file

@ -0,0 +1,88 @@
<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
<wave_state>
</wave_state>
<db_ref_list>
<db_ref path="testbench_behav.wdb" id="1">
<top_modules>
<top_module name="glbl" />
<top_module name="testbench" />
</top_modules>
</db_ref>
</db_ref_list>
<zoom_setting>
<ZoomStartTime time="3880386400fs"></ZoomStartTime>
<ZoomEndTime time="4023922720fs"></ZoomEndTime>
<Cursor1Time time="4000000000fs"></Cursor1Time>
</zoom_setting>
<column_width_setting>
<NameColumnWidth column_width="209"></NameColumnWidth>
<ValueColumnWidth column_width="90"></ValueColumnWidth>
</column_width_setting>
<WVObjectSize size="16" />
<wvobject fp_name="/testbench/clk" type="logic">
<obj_property name="ElementShortName">clk</obj_property>
<obj_property name="ObjectShortName">clk</obj_property>
</wvobject>
<wvobject fp_name="/testbench/top0/cpu0/addr" type="array">
<obj_property name="ElementShortName">addr[31:0]</obj_property>
<obj_property name="ObjectShortName">addr[31:0]</obj_property>
</wvobject>
<wvobject fp_name="/testbench/top0/cpu0/data_in" type="array">
<obj_property name="ElementShortName">data_in[31:0]</obj_property>
<obj_property name="ObjectShortName">data_in[31:0]</obj_property>
</wvobject>
<wvobject fp_name="/testbench/top0/cpu0/data_out" type="array">
<obj_property name="ElementShortName">data_out[31:0]</obj_property>
<obj_property name="ObjectShortName">data_out[31:0]</obj_property>
</wvobject>
<wvobject fp_name="/testbench/top0/cpu0/seq_state" type="array">
<obj_property name="ElementShortName">seq_state[1:0]</obj_property>
<obj_property name="ObjectShortName">seq_state[1:0]</obj_property>
</wvobject>
<wvobject fp_name="/testbench/top0/cpu0/PC" type="array">
<obj_property name="ElementShortName">PC[31:0]</obj_property>
<obj_property name="ObjectShortName">PC[31:0]</obj_property>
</wvobject>
<wvobject fp_name="/testbench/top0/cpu0/nPC" type="array">
<obj_property name="ElementShortName">nPC[31:0]</obj_property>
<obj_property name="ObjectShortName">nPC[31:0]</obj_property>
</wvobject>
<wvobject fp_name="/testbench/top0/cpu0/ins" type="array">
<obj_property name="ElementShortName">ins[15:0]</obj_property>
<obj_property name="ObjectShortName">ins[15:0]</obj_property>
<obj_property name="Radix">BINARYRADIX</obj_property>
</wvobject>
<wvobject fp_name="/testbench/top0/cpu0/ins_branch" type="logic">
<obj_property name="ElementShortName">ins_branch</obj_property>
<obj_property name="ObjectShortName">ins_branch</obj_property>
</wvobject>
<wvobject fp_name="/testbench/top0/cpu0/ins_loadrel" type="logic">
<obj_property name="ElementShortName">ins_loadrel</obj_property>
<obj_property name="ObjectShortName">ins_loadrel</obj_property>
</wvobject>
<wvobject fp_name="/testbench/top0/cpu0/X" type="array">
<obj_property name="ElementShortName">X[31:0]</obj_property>
<obj_property name="ObjectShortName">X[31:0]</obj_property>
</wvobject>
<wvobject fp_name="/testbench/top0/cpu0/nX" type="array">
<obj_property name="ElementShortName">nX[31:0]</obj_property>
<obj_property name="ObjectShortName">nX[31:0]</obj_property>
</wvobject>
<wvobject fp_name="/testbench/top0/cpu0/FP" type="array">
<obj_property name="ElementShortName">FP[31:0]</obj_property>
<obj_property name="ObjectShortName">FP[31:0]</obj_property>
</wvobject>
<wvobject fp_name="/testbench/top0/cpu0/pc_next_ins" type="array">
<obj_property name="ElementShortName">pc_next_ins[31:0]</obj_property>
<obj_property name="ObjectShortName">pc_next_ins[31:0]</obj_property>
</wvobject>
<wvobject fp_name="/testbench/top0/cpu0/mem_wait" type="logic">
<obj_property name="ElementShortName">mem_wait</obj_property>
<obj_property name="ObjectShortName">mem_wait</obj_property>
</wvobject>
<wvobject fp_name="/testbench/top0/cpu0/ins_buf" type="array">
<obj_property name="ElementShortName">ins_buf[15:0]</obj_property>
<obj_property name="ObjectShortName">ins_buf[15:0]</obj_property>
</wvobject>
</wave_config>