slederer/Tridora-CPU
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages 3 Wiki Activity Actions

README: add video and doc links

Browse source
This commit is contained in:
slederer 2024-10-03 23:00:19 +02:00
parent 9fd9fd1fb9
commit 9f40caa45e
2 changed files with 16 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

3
doc/mem.md
View file

@ -19,8 +19,7 @@ The lower two bits of the address can be viewed as a byte address (0-3) within t
The _BSEL_ and _BPLC_ instructions are designed to assist with accessing bytes within a word.
Because memory is always accessed in words, the CPU is neither big-endian nor little-endian. However, the _BSEL_ and _BPLC_
instructions are big-endian when accessing bytes within a word, so the system can be considered big-endian.
The byte ordering is big-endian.
## Accessing the I/O Area
The I/O area organizes memory slightly different. Here, pointing out individual bytes is not very useful, so the I/O controllers use register addresses with increments of one. In practice, there is only the VGA framebuffer controller which uses multiple registers.