103 commits

This branch

This branch

All branches

Author	SHA1	Message	Date
slederer	a441e7e042	import Vivado project, rearrange Verilog sources	2024-09-27 22:14:57 +02:00
slederer	18b95b6bb6	editor: handle DEL at prompt() ... README: small corrections	2024-09-27 02:18:14 +02:00
slederer	60db522e87	initial commit	2024-09-19 14:12:22 +02:00