slederer/Tridora-CPU
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages 3 Wiki Activity Actions
39 commits 7 branches 2 tags 8.7 MiB
Commit graph

1 commit

Author SHA1 Message Date
slederer
a441e7e042 import Vivado project, rearrange Verilog sources 2024-09-27 22:14:57 +02:00
Renamed from rtl/src/sdspi_testbench.v (Browse further)