slederer/Tridora-CPU
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages 3 Wiki Activity Actions

Update documentation

Browse source
This commit is contained in:
slederer 2026-02-01 23:27:25 +01:00
parent 885e50c1c0
commit 4ad879ba68
4 changed files with 70 additions and 15 deletions
Download patch file Download diff file Expand all files Collapse all files

5
doc/mem.md
View file

@ -22,11 +22,12 @@ The _BSEL_ and _BPLC_ instructions are designed to assist with accessing bytes w
The byte ordering is big-endian.
## Accessing the I/O Area
The I/O area organizes memory slightly different. Here, pointing out individual bytes is not very useful, so the I/O controllers use register addresses with increments of one. In practice, there is only the VGA framebuffer controller which uses multiple registers.
The I/O area uses the same word addressing in increments of four to access the registers of the I/O controllers. In practice, only the VGA framebuffer controller and the audio controller use multiple registers.
For the other controllers, there is a single 32 bit register that is repeated all over the address space of the corresponding I/O slot.
The individual I/O controllers each have a memory area of 128 bytes, so there is a maximum number of 16 I/O controllers.
Currently, only I/O slots 0-3 are being used.
Currently, only I/O slots 0-4 are being used.
|I/O slot| Address | Controller |
|--------|---------|------------|