slederer/Tridora-CPU
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages 3 Wiki Activity Actions

vgafb: bugfixes, change synthesis optimization settings

Browse source
This commit is contained in:
slederer 2026-01-29 01:53:35 +01:00
parent 937369f60b
commit 042a18fc9b
2 changed files with 28 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

6
tridoracpu/tridoracpu.srcs/vgafb.v
View file

@ -159,7 +159,7 @@ module vgafb #(VMEM_ADDR_WIDTH = 15, VMEM_DATA_WIDTH = 32) (
`ifdef ENABLE_FB_ACCEL
reg [VMEM_DATA_WIDTH-1:0] acc_shifter_in;
reg [(VMEM_DATA_WIDTH*2)-1:0] acc_shifter_out;
reg [2:0] acc_shift_count;
reg [4:0] acc_shift_count;
reg acc_start_shift;
reg [VMEM_DATA_WIDTH-1:0] acc_mask_in;
wire [VMEM_DATA_WIDTH-1:0] acc_mask_out;
@ -307,14 +307,14 @@ module vgafb #(VMEM_ADDR_WIDTH = 15, VMEM_DATA_WIDTH = 32) (
always @(posedge cpu_clk)
begin
if(wr_en && reg_sel == REG_SHIFTER)
acc_shifter_in <= { wr_data, {32{1'b0}}};
acc_shifter_in <= wr_data;
end
always @(posedge cpu_clk)
begin
if(wr_en && reg_sel == REG_SHIFTCOUNT)
begin
acc_shift_count <= wr_data[2:0];
acc_shift_count <= { wr_data[2:0], 2'b0};
acc_start_shift <= 1;
end